

06-29-'04 14:00 FROM-Lerner & Greenberg

+9549251101

T-162 P05/18 U-795

Appl. No. 09/840,551
Amdt. Dated June 29, 2004
Reply to Office Action of March 29, 2004

RECEIVED
CENTRAL FAX CENTER

JUN 29 2004

CLAIM AMENDMENTS

OFFICIAL

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1 (currently amended): A transceiver configuration for a communication terminal, comprising:

an A/D converter ~~outputting~~ outputting a first digital data signal;

a D/A converter;

a controllable oscillator circuit connected to said A/D converter and to said D/A converter, said controllable oscillator ~~especialleeter~~ circuit having a reference oscillator with an oscillating crystal as a resonator and outputs a sampling clock received by said A/D converter and said D/A converter;

a digital data processing circuit connected to said A/D converter and to said D/A converter and receives the first digital data signal output by said A/D converter and

Appl. No. 09/840,551
Amdt. Dated June 29, 2004
Reply to Office Action of March 29, 2004

processes it further and outputs a second digital data signal to said D/A converter; and

said A/D converter, said D/A converter, said data processing circuit and said controllable oscillator circuit, apart from said oscillating crystal of said reference oscillator, being constructed as a monolithically integrated circuit so that of said controllable oscillator circuit, only said oscillating crystal is implemented as an external component; and

a frequency section being at least one of a radio-frequency section and an intermediate-frequency section connected to said A/D converter, to said D/A converter and to said controllable oscillator circuit, said frequency section having a frequency converter stage operating with a beat frequency derived from said controllable oscillator circuit.

2 (original): The transceiver configuration according to claim 1, wherein said digital data processing circuit has a digital filter and a digital modulator.

3 (original): The transceiver configuration according to claim 1, wherein said digital data processing circuit has a channel estimator.

06-29-'04 14:00 FROM-Lerner & Greenberg

+9549251101

T-162 P07/18 U-795

Appl. No. 09/840,551
Amdt. Dated June 29, 2004
Reply to Office Action of March 29, 2004

4 (original): The transceiver configuration according to
claim 3, including a data detector connected to said channel
estimator.